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1. CAMAC, what's that? 
1.1 Introduction 
CAMAC is the description of the hardware and 
software in a system for exchanging data and 
control information between a computer and its 
on-line data inputs and outputs. This system, 
formerly designed by nuclear research centers 
to transfer the high data rates produced in 
nuclear physics experiments, has precisely fix-
ed parameters where these are needed, but gives 
a great deal of freedom where this can be tol-
erated, in order to make the user very happy 
in solving his problems. So, CAMAC becomes very 
attractive for applications in non-nuclear 
fields, e.g. in 
- Industrial Process Control, 
- Medicine and Health Service, 
- Public Utilities, 
- Traffic Control, 
- Data Communication and 
- Laboratory Automation. 
The basic idea of such a system, which is 
known as the CAMAC Interface, is due to the 
fact that, in the long term, it should be more 
economical to use systems which are interna-
tionaTI.y standardized and produced by many firms 
than to follow the special local standard of 
one manufacturer. 
Today CAMAC is used in more than 20 coun-
tries all over the world, and it is manufacmr-
ed by more than 60 firms. 
The aim of this paper is to show newcomers 
the way to use CAMAC in their application, 
with the aid of examples from the process con-
trol field. 
1.2 What about the Connection between the 
Process and the Computer? 
Process computers act as the central part 
in process control systems. In typical appli-
cations their job ranges from data acquisition 
with off-line computing of the parameters, to 
on-line realtime control in industrial process 
automation. 
The architecture 
similar to those of 
Program-
and Main-
Memory 
of process computers is 
other computers (Fig.1 .1). 
They consist of: 
the central process-
ing unit (CPU), 
whose main parts are 
the arithmetic and 
logic unit (ALU), 
the instruction 
decoder, the program 
counter, the general 
registers, timing 
and interrupt hand-
ling facilities, 
- the memory, which 
stores the data and 
the program, 
- the I/O-Ports, which 
handle the incoming 
and outgoing in-
structions and data 
1.1 and act as the coup-
ling between the 
computer and the 
interface. 
Process computers are often designed in a mod-
ular form, so that their configuration is 
flexible and can change to suit the applica-
tion. 
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Process control means that relevant process 
parameters are measured and compared with set 
points and, by a program, they are converted 
to time-variable functions which control the 
process via the final control elements. 
There are three typical operation modes: 
- off-line, 
- on-line, open loop, 
- on-line, closed loop. 
In the off-line mode neither the incoming nor 
the outcoming process data are connected di-
rectly to the computer (Fig.1.2). The process 
1. 2 
parameters are read by the operators and stor-
ed in the computer, which handles the data. 
The results are use to control the process 
manually . 
In the on-line, open-loop mode, the computer 
accesses the process parameters directly. After 
the parameters are manipulated, the process is 
controlled manually. This is the first phase of 
automation (Fig. I .3). 
$ 
I 
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In the on-line, closed-loop mode, the com-
puter is directly connected to the input and 
the output of the process. The automatic cycle 
of data acquisition, data handling and process 
control is under full control of the computer 
(Fig.1.4). 
Data and control and status information of 
the process are stored in registers of the 
controlling devices. Seen from the computer 
Process 
Process 
Control 
Computer controlled 
Input 
Computer 
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they are peripheral devices or I/O-devices. The 
interface, which connects the computer with the 
I/O-devices, is normally a bidirecti onal bus-
system, i.e. a system of parallel wires, on 
which addresses, data and control information 
are transferred between the computer and the 
I/O-devices. The interface acts as a highway 
for information. The register is addressed via 
the address lines, during timing strobe signals 
the data is gated to or from the data lines, 
and the control information follows on separate 
lines. 
Modern interfaces are typically bus-highways 
between the I/O-ports of the computer and the 
registers of the I/O-devices. From this defini-
tion we can see that it is not very difficult 
to standardize interfaces. 
Central 
Processor 
CPU 
1.3 What does a IYpical I/O-Bus System Look 
Like? 
The function of the I/O-bus system is to 
transfer the data and control information be-
tween the computer and its I/O-devices. This 
can be done in two difterent modes, which are 
called: 
- programmed transfer and 
-direct memory access (DMA-transfer). 
The programmed transfer mode is normally a 
word-by-word operation mode, in which the pro-
cessor controls the transfer completely. In the 
DMA-mode, which has typically the highest pri-
ority on the bus, the processor releases bus 
control and then, when the bus is free and 
there is no other priority restriction, a block 
transfer of data between I/O-registers and the 
main memory can start. When the transfer stops, 
the I/O-device can request a processor inter-
rupt in order to start a subroutine which will 
handle the data block. 
The bus system, which is needed for pro-
grammed transfers, contains wires for addresses, 
data, and control and status signals(Fig.l.S). 
The processor sends an instruction word, the 
first part of which addresses the register, and 
the second part tells the register what it is 
to do. The function (READ or WRITE) is perform-
ed during the timing strobe signal. The inter-
face must have some additional circuits to 
handle also DMA-transfers, e.g. control logic 
which sends a request to the processor to re-
lease the bus after the current cycle(Fig.1.6). 
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The processor checks the priority of the re-
quest and, if it is okay, sends a grant signal. 
The program counter of the I/O-device holds the 
address in memory, at which the transfer 
starts. After each word is transferred, the 
program counter is incremented to have the 
right address for the next word. After trans-
ferring the whole block, the control logic will 
set in its control and status register an in-
terrupt bit with a vector-address to show that 
an interrupt is reques.ted. 
This complicated procedure demonstrates the 
amount of circuitry needed for the DMA-mode. 
You can see that it is very expensive, to pro-
vide this control logic in each I/O-device 
which may need to handle DMA-transfers. 
Some designers of computer hardware divide 
the I/O-bus system into two parts with respect 
to the transfer mode. So they need two differ-
ent control units, which does not simplify the 
operation (Fig. I .7). 
6 
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A very general solution of this problem, 
which is transparent, logical and economical, 
combines the I/O-devices and their registers 
into groups, housed mechanically in 19"-cra tes, 
together with a controller, which is a dialog-
station between the I/O-modules and the com-
puter, and handles programmed transfer, DMA-
transfer and the interrupt organisation for 
its I/O-modules, Fig.l.8 shows this. This 
means that the processor looking into the in-
terface via the I/O-ports, sees only the con-
troller with its dedicated registers. A stan-
dardized bus system can be connected between 
the processor and the controller. The bus can 
be designed as a parallel or serial highway 
for the data and control information. A second 
bus system, which is of fixed length, is con-
nected between the controller and its I/O-mo-
dules in the crate. 
This system, which has standardized high-
ways, specified hardware controllers and a de-
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Unit for controlling 
the Transfer between 
Computer and 
I/O-Devices 
(Crate Controller) 
Users I/O-Modules with Control-
and Data-Registers 
fined language to describe the hardware opera-
tions is called CAMAC, which means 'computer 
aided measurements and control'. It is an eco-
nomical and logically transparent solution for 
·many different applications in various fields. 
In the following sections we will demonstrate 
the basic features together with some typical 
applications. Maybe you will get some ideas 
for solving your own problems with CAMAC. 
1.4 Do you Prefer a parallel or a Serial Bus 
between Computer and Controller? 
A crate is a mechanical system of fixed di-
mensions, so it is a suitable solution to wire 
the crate highway between the I/O-modules and 
the crate controller in a parallel form. 
But it is another question, whether the 
highway between the computer and the crate 
controllers should be a parallel or a serial 
bus. The serial bus is much cheaper, but the 
transfer rate may be slower and one has to 
decide whether this type of interface will fur 
fil the desired conditions of the special ap-
\ 
Informationflux 
from and to the 
Computer 
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plication. We can discuss the pros and cons of 
both solutions from the user's point of view. 
In parallel bus systems the transfer rate of 
information is very high, e.g. the CAMAC Branch 
Highway can transport about 1/2 million 24-bit 
words per second. Such high rates are typical 
in high-energy physics experiments with pulsed 
accelerators where, within the time of a par-
ticle beam, hundreds of data words coming from 
the nuclear detectors must be stored. All con-
trol and timing signals are immediately and 
simultaneously available in parallel systems. 
The strongest disadvantages of parallel sys-
tems are the very expensive cables and multi-
pole connectors and the relatively high fail-
ure rate of components which are connected in 
parallel. If balanced signals are not used, a 
maximum of up to SO meters of bus-length may be 
economical, but, if you want to use CAMAC in 
industrial plants, or in hospitals where a cen-
tral computer is on one floor and the CAMAC-
peripherals are on another, then without any 
doubt the use of parallel highways will become 
highly uneconomical. 
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But CAMAC is ideally suited for such appli-
cations because, especially in hospitals, there 
are no technical staff well-trained in computer 
problems. Every home-standard system, delivered 
by a special manufacturer, will involve addi-
tional training for the technicians. It would 
be much better if they were involved with only 
one system, which is an international one, 
where the rules are fixed for a long time. 
But fortunately in this application the data 
rates are not very high, so you can see the 
point of the CAMAC serial highway which can 
handle distances of kilometers. 
In medical or industrial fields there is a 
need for very safe transfers of information, so 
one must make parity checks of various kinds. 
The messages which are used for communication 
in the CAMAC serial highway are checked for 
longitudinal and transverse parity. 
Not only the data rates in the CAMAC serial 
system are slower, but also the response time 
of an addressed register is longer because the 
CAMAC serial highway is a loop, so all informa-
tion, commands, replies and also demands, trav-
el along the bus in the same direction, going 
out from the output port of the serial driver, 
through the loop and the addressed crate and 
coming in at the driver's input port. 
All these features: 
- an economical solution, 
- a loop system with dis .tances between the 
crate of kilometers, 
- bit or byte serial transfer mode, 
two-dimensional parity check in the messages 
make the serial highway very attractive in 
many typical applications outside the nuclear 
field where the CAMAC system was born. 
1.5 The CAMAC Highways 
In the previous chapter we have learned 
that CAMAC is specified with three different 
bus systems, two of them are parallel types, 
the third is a serial one. We will now describe 
these three systems, which we call the CAMAC 
highways, in a very short form. A detailed spe-
cification can be found in (Hl,H2,H3). Some 
useful descriptions of additional CAMAC-:fea-
tures are explained in (H7,H8,H9,HIO,HII). 
1.5.1 The Parallel Crate Highway 
The crate highway is a parallel bus system 
which connects the I/O-modules with the crate 
controller, which is the dialog station be-
tween the modules and the computer. 
Each instruction set up by the computer con-
tains an address and operand field: The address 
field points to the register in which the func-
tion, coded in the operand, will be executed. 
The address field consists of two parts, the 
station number of the module and the subaddress 
of the register within the module. 
If an I/O-module is to execute a CAMAC in-
struction, the computer must first call the 
crate controller, then specify the number of 
the module in the crate, and the subaddress of 
the register in which a coded function is to 
be performed. So the CAMAC instruction passed 
from the controller to the addressed register 
includes: 
- the station number N, together with the sub-
8 
address A, in which module and register are 
specified to execute the 
- function F. ~ 
N is decoded in the controller, A and F in the 
module. 
Up to 25 stations are provided in the crate, 
up to 23 of which are used for the I/O-modules, 
and 2 for the controller. The· stations are ad-
dressed via individual lines from the control-
ler. Up to 16 registers are assigned for use in 
a module, so the subaddress is coded into 4 
bits. The address field of the CAMAC instruc-
tion on the crate highway is then 5 bits wide 
(N = I, A= 4), the operand field also 5 bits, 
because up to 32 different functions (dataless 
control functions and various read/write func-
tions) are used in the CAMAC system. 
Two timing signals, which control the execu-
tion sequence on the crate highway, are pro-
duced by a clock generator in the controller. 
The first is a pulse which strobes the data 
from the highway into the modules, the second 
performs possible clear operations within the 
register. All modules are able to respond to a 
I ~sec dataway cycle. 
The read and write lines are unidirectional~ 
so that there are 24 read-lines and 24 write-
lines in the crate highway, also called the 
dataway. 
Four additional lines are necessary to tran~ 
fer important status information: 
- the Look at me (LAM) signal, 
- the Busy signal B, which accompanies each 
dataway cycle, 
- the Command-Accepted Signal X and 
- the Response signal Q. 
The LAM-signal, which is a demand-signal, is 
produced by those modules which need computer 
service. The LAM, which can be enabled or dis-
abled by hardware or software, can be graded in 
the controller, i.e. selected, rearranged or 
combined, in conjunction with other internal or 
external demands. After that, the demand is 
transmitted to the computer, which starts to 
analyze the demand pattern so that it can 
handle the demand by the desired service rou-
tine. 
If a module gets a valid CAMAC command, it 
must set an indicator signal, called X. Modules 
which can't execute the required CAMAC func-
tion, or those which are dead or have power 
failures, can't give a positive X-signal, so 
the operation stops. 
The Q~response is a most important signal in 
block transfers, if it is true the block trans-
fer can continue, if it is false the block 
transfer is interrupted (see also Chapter 
3.2.2.2). In response to test operations the 
Q-signal indicates the status of internal fea-
tures of the modules, e.g. the demand status. 
1.5.2 The Parallel Branch Highway 
Up to 7 crates can be addressed by the com-
puter via a bus system. They are connected as 
a chain, rather than in a star configuration. 
Each crate controller is equipped with 2 in-
ternally linked multipole connectors on its 
front panel, called the highway ports. The bus 
lines come in from the computer or the previous 
crate controller, and they go out to the next 
controller. Each controller receives the infor-
mation dedicated to its crate and transmits in-
formation between the addressed I/O-registers 
and the processor or memory. 
The branch is a bus connection for 65 sig-
nals and their individual return lines, with 
defined signal conventions and contact alloca-
tions at connectors. The lines are terminated 
at the end of the branch and also · in the branch 
driver, which connects the branch highway with 
the I/O-channel of the computer used in this 
application. 
The basic mode of branch operation is the 
command mode, in which the computer sets a 
CAMAC instruction onto the bus and the address-
ed I/O-module executes the desired function. 
The command can start a single or a multi-crate 
operation. 
Therefore a CAMAC command on the branch con-
sists of signals on one or more crate address 
lines, a bit pattern on 5 N-lines (station num-
bers), and other patterns on the 4 A and 5 F 
lines to specify the subaddress of the register 
and the function. Fig. I .9 shows the CAMAC in-
struction word. The data lines in the branch 
for read or write operations are bidirectional. 
Fig. 1.10 shows the configuration of the bus-
lines coming from the computer via its I/O-bus, 
the branch driver, the branch highway and crat& 
controller to the I/O-modules. Equivalent sig-
nals in the branch are distinguished from cor-
responding lines in the crate highway by the 
prefix B. 
The t~m~ng of branch operations is controll-
ed by 2 interlocking signals, because of the 
different physical length of the branch in dif-
ferent applications. Operations are handled in 
four phases: 
Phase 1: The branch driver sets the address, 
control lines, data in write opera-
tions, and the first timing signal BTA 
Phase 2: The addressed controller accepts the 
command and generates the crate data-
way cycle together with the second 
timing signal BTB. 
Phase 3: The branch driver accepts the status 
bit X and Q, and the data in read ope-
rations, and clears the BTA signal. 
c N 
Phase 4: After finishing the crate dataway 
cycle the controller clears the BTB 
signal and the branch driver removes 
the command (and write data). 
Fig. 1.11 shows the timing sequence of the 
'handshake'-mode. 
Demand operations are initiated by the LAM-
signal from an I/O-module. The crate controller 
generates a branch demand signal (BD). The 
branch driver then responds to BD by sending a 
graded L Request. Each controller answers by 
transmitting a word containing up to 24 graded 
-L bits via the data lines. This word is an 
arrangement of the LAM-signals in the crate. 
The branch driver may generate interrupts in 
response to some graded-L bits or DMA requests 
in response to other bits. 
During each CAMAC operation the I/O-module 
sets the X and Q signals and these are receiv-
ed as BX and BQ signals by the branch driver. 
There is also a common signal, Branch-Initi-
alize (BZ), which is transmitted initially 
through the branch and sets all flip-flops and 
registers to the start position. 
1.5.3 What is the Job of the Crate Controller 
in the Branch Highway? 
The crate controller serves as a dialog sta-
tion between the branch driver and the I/O-mod-
ules. The controller accepts the CAMAC in-
struction from the driver, waits for the timing 
signal BTA and then generates the crate dataway 
cycle. The CAMAC operation is synchronized by 
the signals Busy (B), Strobe Sl, Timing BTB and 
Strobe S2 (see also Fig. I. 12). 
Some commands are implemented within the 
crate controller, e.g. to enable or disable 
branch demand signals. Therefore there are some 
flip-flops or registers in the controller, and 
these can be addressed by the redundant station 
numbers N24 to N31, together with subaddresses 
and function codes. 
If an I/O-module needs processor service, it 
will set its LAM-signal. Each module can have 
more than one LAM-source, but certainly there 
must be an upper limit so that the system can-
not be hung up by too many interrupts. Hence 
each crate should have a LAM-grader. This is 
often a special module in which the individual 
LAM-signals are combined with other internal or 
external LAM-sources by hardware wiring and to 
form a demand signal. The controller sends BD, 
the branch driver responds with the Branch-Give 
Alarm Pattern (BG) signal to get the graded-L 
word from the controller. 
The controller which has these features is 
called a Type A Controller and is used as a 
standard controller in branch highway systems. 
But the branch highway is not the best and most 
economical solution in all applications, where 
a parallel bus system is needed, e.g., if only 
one crate is used in the system. 
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Crate- Controller- Block-Diagram 
For this reason many manufacturers offer 
special crate controllers, which translate di-
rectly from the I/O-bus of the computer to the 
crate. highway. They are called dedicated crate 
controllers 'Type U' and are available for 
several computers, e.g. 
- PDP-8, PDP-II, 
- NOVA, SUPERNOVA, 
- HP 2100, HP 2114, HP 2115, HP 2116, 
- IBM/ 1130, 
- Hll2, H316/DDP 516, 
- SIGMA 2, SIGMA 5, C90-40, 
- Siemens S320, S330, 404. 
A dedicated controller normally contains a 
control and status register, data registers for 
the high- and low order bytes (if the computer 
1.12 
has a word length of less than 24 bits) and 
also registers for the individual LAM's . 
All controllers generate crate common sig-
nals like clear, inhibit and initialize, al-
though the latter is normally set up by the 
computer rather than by the controller. 
The detailed specification for Crate Con-
trollers Type A, all of which are fully inter-
changeable, are presented together with branch 
highway rules in (H2). The operating conditions 
of the dedicated controllers are available from 
the manufacturers. 
1.5.4 The Serial Highway 
In contrast to the branch highway, the seri-
11 
al highway is formed as aunidirectional closed 
loop including the I/O-port of the serial dri-
ver (SD) which connects the highway to the com-
puter. Along the highway up to 62 CAMAC crates 
are placed, each of which contains a serial 
crate controller connected to the highway 
through I/O-ports on its front panel. Messages 
coming into the !-port are checked to see 
whether they are assigned to the crate, other-
wise they are sent out through the 0-port. 
Fig. I.I3 shows the closed loop configuration. 
The information flow is organized in a byte or 
bit serial mode, so that there are 8 or I sig-
nal lines (or pairs of lines) in the bus system 
The maximum bus length and the type of communi-
cation lines are related to the overall design 
considerations. They will be selected on the 
basis of factors such as cost, required speed 
and distances. Because of the different types 
of communication lines and modes, only the sig-
nals and the lines at the I/O-ports are defined. 
Balanced receivers and transmitters are used, 
in connection with converters if necessary. The 
signal standards for the defind ports are based 
on CCITT recommendations. 
In both the byte and bit serial modes, the 
unit of data is the 8-bit byte. In the bit se-
rial mode, data bytes are transmitted in a 
frame of either IO or II bits; the first is a 
0-Start bit, followed by the data byte. The 
last bit or bits are I-Stop bits. The transfer 
of bits or bytes are synchronized by a conti-
nuously running clock, whose frequency covers 
the range from 0 to 5 MHz. 
The output of the serial driver generates a 
sequence of bytes, called the byte stream, 
which travel along the serial highway, passing 
through all crate controllers with timing dic-
tated by the clock. If controllers want to 
transmit bytes to the serial driver they must 
do this in synchronism with the clock. The byte 
stream can contain message bytes or empty byte~ 
called WAIT-bytes. 
Three different types of message are ex-
changed between the driver and the controllers: 
- command messages, an instruction set up by 
the computer to an addressed crate in the 
case of a write command, the instruction plus 
the data, 
- reply messages, control and status informa-
tion sent by the addressed controller and, 
in the case of a read command, the control 
bits plus the data, 
12 
- demand messages, transmitted by a crate con-
troller, if a module in its crate has set a 
LAM-signal. 
The serial driver initiates a command mes-
sage which contains 5 bytes in read or control 
commands or 9 bytes in write commands (when a 
24-bit word is included). Fig. 1.14 demon-
strates the format of a byte group. The first 
byte identifies the addressed crate. SC = 0 is 
used to address the driver and SC = 63 is not 
an allowed address, therefore 62 crate-addres-
ses are available. When a controller receives 
a command message addressed to it, it checks 
Serial Highway 
Crate Controller 
sec 
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the message for error (longitudinal and trans-
verse parity checks) and, if there is no fail-
ure, executes the accepted command. Bits M2 and 
MI, located in the second byte, are used by the 
serial driver to distinguish between the three 
types of messages. After the SUM-byte, the se-
rial driver sends some SPACE-bytes to allow the 
addressed controller to insert the reply mes-
sage within these bytes. A command-reply se-
quence is finished by an END-byte. 
The reply from the addressed crate consists 
of 3 bytes in write or control commands or 7 
bytes in read commands. The reply message is 
repeated by each downstream crate controller 
until it reaches the serial driver. Fig. 1.15 
demonstrates the format of a reply message. The 
first byte specifies the address of the trans-
mitting crate. The second byte includes the 
error (ERR) bit, set by the check logic in the 
controller if there was an error in the command 
message. If there was a failure in the previous 
operation the delayed error (DERR) bit is set. 
The ENDSUM byte contains the parity bits and 
completes the reply message. 
Demand messages are constructed of 3 bytes, 
the first specifies the address of the demand-
ing crate, the second the M2-bit together with 
the 5 graded-L bits, which are a logical prio~ 
rity arrangement of the LAM-bits or any combi-
nation of these bits. The first and the second 
byte together may provide a direct pointer to 
the LAM-source within the crate. Fig.I.I6 shows 
the group of demand bytes. 
Any crate controller which is capable of 
generating demand messages must have a 3-byte 
delay which is switched into or out of the high-
way between its I- and 0-ports. This is used to 
delay messages passing through the controller 
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and permits it to transfer demand messages 
without disturbing other messages passing 
through. The switching of the 3-byte delay must 
be synchronized with the system clock. 
Fig. 1.17 is similar to Fig. 1.10 and de-
monstrates the direction of messages and the 
lines used in the serial highway. For simplifi-
cation only one crate is shown. 
1.5.5 What is the Job of the Crate Controller 
in the Serial Highway? 
Serial crate controllers must accept the 
CAMAC commands set up by the computer and exe-
cute the desired CAMAC function. In contrast 
to the controllers in the branch highway the 
format of the reply and demand messages are 
different, also the parity-check operation is 
used only in the serial controllers. Respond-
ing to each executable command the controller 
must set a SX-bit and, if appropriate, also the 
SQ-bit. After each operation is performed the 
3 bits ERR, SX and SQ will be written as DERR, 
DSX and DSQ into the status register, from 
where they can be read once more by the com-
puter. 
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I .6 Typical CAMAC-Configurations 
The configuration of the CAMAC-crates is 
adapted to suit the different applications in 
various fields. 
1.6.1 Parallel System with the Branch Highway 
In typical CAMAC applications in the nucle-
ar field the parallel bus with branch and Crate 
Controller A is used (see Chapter I .5.2 and 
1.5.3). Up to 7 crates are connected to the 
branch, which serves as a bidirectional data 
bus. It is terminated at both ends. 
Connection to the computer is accomplished 
by the branch driver, which translates the 
branch highway to the I/O-bus. Fig.I.l8 shows 
this configuration. 
1.6.2 Parallel System without the Branch High-
way 
If the user has an existing computer system 
including some standard peripherals and he 
needs only one or two CAMAC crates, then an 
economical solution may be to use a dedicated 
crate controller (see Chapter 1.5.3). This con-
troller translates directly between the crate 
highway (datawa0 and the I/O-bus of the compu-
ter. Fig. I .19 demonstrates this configuration. 
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1.6.3 Parallel System with more than one 
Branch 
If there are applications with parallel bus 
systems, where the number of stations included 
in 7 crates is not enough, then the use of 
several branches is recommended, Fig. 1.20 shows 
this type of configuration. Each branch can be 
controlled by the computer via a multiplexer 
system. 
1.6.4 Serial Bus System 
Reasons for the use of a serial bus system 
are discussed in Chapters 1.4 and 1.5.4. Seri-
al systems have lower cable costs but also, in 
general, lower speed. The CAMAC serial highway 
is suitable for up to 62 crates, which are con-
nected in a unidirectional closed loop. 
Fig.l.l3 in Chapter 1.5.4 shows the basic ar-
rangement. 
1.6.5 Serial Bus System with MODEMS 
In a CAMAC serial highway operating at slow 
bit-rates the distances between the crates can 
be of the order of kilometers and the communi-
cation lines may be telephone lines. So one 
converts the signals from the source crate in-
to the proper signal standard with a MODEM, 
transfers the data along the phone lines and 
converts them at the destination crate into 
the highway signal standard. Fig. 1.21 shows 
this application. 
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1.6.6 Serial Bus System with Opto-Couplers 
If data transfer is carried out between 
systems having high potential·differences in 
signal amplitudes, or different earth poten-
tials then isolating opto-couplers can be 
used.,Also laser coupling should be taken into 
account. Fig. 1.22 shows the fundamental 
arrangement. 
1.6.7 Autonomous CAMAC Systems 
Normally a process is controlled by a main 
computer through one or more crates containing 
the process modules. But there are some appli-
cations, e.g. in medical and health service 
(see Chapter 2.2 and 2.2.1) or in laboratory 
automation (see Chapter 2.4) where the use of 
autonomous systems is of high interest. These 
configurations can be arranged by a mini or 
microcomputer which is now the dialog station 
between the peripherals and the main computer. 
These autonomous processors can accept infor-
mation from the process, manipulate i t with 
some arithmetic, which in case _of the micro-
processor is very limited, and store the re-
sults in a buffer memory. After this prepro-
Serial Crate Controller SCC 
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Serial Crate Controller SCC 
Serial Highway 
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cessing the manipulated data are sent by a 
block transfer to the main computer. Also the 
realtime facilities could be much better with 
autonomous controllers. The coupling between 
the controllers and the main computer cari be 
done in several ways, Fig. 1.23 shows two typ-
ical arrangements. 
1.7 Is the Use of a Computer-Independent 
Interface Reasonable? 
In the previous chapters we have learned 
something about the specifications and rules 
of standardized highways for transferring in-
formation between computers and peripheral de-
vices controlling processes. So we can summa-
rize the features of standardized interfaces. 
A standardized system must not limit too 
much the designer of t~e hardware and software 
for data handling systems to serve the desired 
application. From this point of view, the 
CAMAC specifications fix only the essential 
rules. So the designers have sufficient possi-
bilities to adapt CAMAC to suit their problems. 
If there are applications using one or more 
computers with one or more interfaces, either 
correlated to each other or working separately, 
than the question is whether to buy computers 
with interfaces to a local standard from one 
manufacturer, or to use an international stand-
ardized interface and to buy any suitable com-
puter from any manufacturer. The interface 
know-how of the well-chosen manufacturer maybe 
excellent at the time, but is that a guarantee 
for the future? Each user should know that if 
he buys a manufacturer's local standard, it is 
possible that he may .have to throw away all 
the equipment some years later when the manu-
facturer changes his standard. 
Standardized systems are in the course of 
time always cheaper than others because of 
training the operators only once, and not 
every two years with new rules belonging to 
new systems. 
In time, when the industry becomes more and 
more international, and when rationalization 
is a most important factor in designing new 
systems, one must look ahead for a data 
handling organisation which can fulfil most 
demands and ideas of the users in various 
applications. CAMAC is the only existing 
standard interface in world-wide use today. 
Version b) Serial Driver 
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Software 
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Computer 
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means all the mechanical, electrical or magnet-
ical components which are included in computers 
and peripheral devices. 
implies the internal programs and subroutines 
which specify the operation of a computer. ' 
Software includes assemblers, compilers, simul~ 
tors, libraries of subroutines, operating sys-
tems and users' programs. 
systems are tho s e, in which the operation of 
the per]pheral devices is directly controlled 
by the processor. 
Off-line 
Realtime 
Interface 
Bus system 
Paralle l transfer 
Serial transfer 
Bit 
Byte 
Word 
Parity 
Flip-Flop (FF) 
Set 
Clear 
Register 
Increment 
Decrement 
Strobe pulse 
Processor 
means that the processor does not control the 
peripheral directly. 
operation involves the'performance of a compu-
tation during the actual time set by the re-
lated physical process. 
is a common boundary or a junction between two 
systems or two devices. 
is a highway to transfer information from vari-
ous sources to various destinations. 
means that all bits in the instruction or data 
word are transferred simultaneously via a cor-
responding number of lines. 
stands for a transfer mode i n which either a 
bit or a byte at a time is transmitted via one 
line or a corresponding number of lines. 
is the abbrevation of 'binary digit' which is 
one character of a binary number or one pulse 
of a group. 
is a group of bits, normally 8, which are han-
dled together. 
is a set of bits, e.g. the content of a memory 
location, which is handled as a unit by the 
computer. Word-length refers to number of hits, 
word organisation to the arrangement of bits 
within the word. The control unit of the compu-
ter handles instruction words, the arithmetic 
unit data words. 
is an error detecting feature consisting of an 
additional bit added to a group of bits which 
makes the total number of I's even or odd 
(even parity, odd parity). 
is a circuit having two stable states. It can 
store one bit of information. 
is the true signal to one of the two FF-inputs, 
which sets the Q-output (this stands for the 
content of the FF) to I. 
is the true signal to the other input of the 
FF, which resets the Q-output to 0. 
is a set of FF's, in which a computer word or 
parts of it can be stored, e.g. to perform 
arithmetical, logical or transfer operations. 
means the addition of a fixed value to a numbe~ 
e.g. t he addition of one to the content of a 
program counter to address the next memory 
l ocation. 
is the inverse of increment, it means the sub-
traction of a fixed value from a number. 
is a signal which opens and closes gates simul-
taneously to let information pass through the 
gates at a fixed time. 
is the central unit of a computer. It accesses 
data , manipulates them arithmetically accord-
ing to a program, and stores the result in the 
memor y. The processor includes the arithmetic 
logic unit, the instruction register with de-
coder, general register for use as accumula-
tors, index registers and pointer~, the priori-
ty l og ic for bus control or interrupts and the 
timing. 
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is a request signal, coming from a peripheral 
device, to stop the current program handled by 
the processor. If the processor grants the sig-
nal, because of the higher priority of the re-
questing device, the processor starts a sub-
routine which is called by the peripheral. 
is a general term for a peripheral device, 
which communicates with the computer. 
is that part of a computer which receives or 
transmits information from or to the I/O-de-
vices. 
is the abbreviation of the term MOdulator-
DEModulator unit. A MODEM converts signals to 
or from a form suitable for transmission via 
a communication channel. 
are used, if signals are exchanged between sys-
tems which have different earth potentials. 
They consist of light emitting diodes and light 
sensitive transistors. Isolation between these 
components is due to optical material, e.g. 
plastics, lightguides etc. 
is a puzzle word, which has many translations, 
e.g. a serious one: 
Computer Aided Measurements And Control 
or with a-smile: -
Confuse All ~easurements in ~ny Case 
or 
fooking Aid for ~any ~pplications with fompu-
ters . 
Maybe, 
is try? 
Or should it be used with automatic fishing? 
He are interested in your ideas! 
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Systems, A Brief Introduction, IEEE 
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Feb. 1974, p.l. 
(H8) F. A. Kirsten; CAMAC-Specifications, 
IEEE Trans. on Nucl. Sci., Vol.NS-20, 
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2. How is CAMAC Used? 
2.1 Introduction 
CAMAC, described in part 1, is a very ver-
satile interface for data handling systems. In 
this part we will pick out some characteristic 
applications in the following fields: 
-medicine and health services, 
- industrial process control, 
- laboratory automation and 
- data communication 
and give some basic remarks. Additional re-
ports on successful use of CAMAC in these and 
other fields are given iru the CAMAC Bulletin, 
the IEEE Transactions on Nuclear Science and 
other relevant periodicals. 
The detectors used in measuring the rele-
vant on-line data produce analog signals in 
the range from ~icro volts to volts. These 
signals. must be amplified, shaped and con-
verted into digital numbers before they can be 
used on the CAMAC highways. Some conditions 
for these signals are specified in (AI), 
additional specifications are being prepared 
by the ESONE Analog Working Group. 
2.2 CAMAC in Medicine 
CAMAC has a good chance of being introduced 
in medicine because it is a modular and flex-
ible system. Applications up to now are lo-
cated in 
- intensive care stations, 
- nuclear medicine, 
- acquisition of physiological data 
(ECG, EEG etc.) 
- clinical laboratories. 
In intensive care stations, where the condi-
tion of a patient is highly unstable when 
breathing or heartbeat stops, some critical 
values must be controlled permanently, values 
such as 
- blood pressure, 
- frequency of breathing, 
- frequency of heart, 
- temperature. 
From the measured values trends are calculated 
to avoid false alarm situations. There is no 
need to store the accessed data over a long 
period because they are used mainly by doctors 
and nurses watching the displays. 
The detectors are connected to modules in a 
crate dedicated to the patient's bed. The 
analog signals are converted to digital num-
bers which are manipulated with other para-
meters (preprocessing) and transferred to a 
computer via a standardized interface. 
In the nuclear medicine field CAMAC is 
often applied to diagnose the function of or-
gans, using the scintigraphy method. Radio-
active materials are employed as tracers in 
- long term measurements, in which the values 
are taken within periods of hours or days 
- short term measurements, in which the periods 
are in·the range of milliseconds, because the 
CRT-displays giving the time distribution of 
the tracers in the organs should be available 
for the doctors immediately after acquisition 
to permit interactive diagnosis. These appli-
cations require relatively high data rates 
to measure up to 1000 events per second. 
The detectors used in scintigraphical methods 
are often gamma-cameras, which convert y-
radiation into pulse signals by means of scin-
tillat i on counters, and ~alculate the coordi-
nates of the y-quanta. The spatial variation 
of the measured channel gives the distribution 
in the organ on the whole. Typical examples 
are the discovery of brain tumours, tests on 
the thyroid gland, blood volume evaluations 
etc. In these applications CAMAC is used as an 
on-line data acquisition system with prepro-
cessing of the measured values, together with 
some interactive system facilities. 
Acquisition of physiological data means 
measuring the electrical activities of heart 
or brain. The results are used to determine 
the function of the organs. 
The electrical charge distribution of the 
heart with respect to time can be measured by 
electrodes mounted on the patient's body. The 
result is the ECG (electrocardiagram). Analog 
signals in the microvolt range are amplified, 
shaped and converted to a digital form, before 
they are stored on tape. Data acquisition is 
on-line, analysis of the ECG is off-line. 
Measuring the electrical signals from the 
brain is done by electrodes mounted on the 
head of the patient. The signals are sorted in 
4 frequency channels (from 0 to 30Hz). Data 
acquisition and handling is similar to that in 
the ECG case. 
In clinical laboratories computer-aided 
data handling systems are used to acquire the 
patient's history and clin-
ical data. The latter are 
typically derived from the 
examination of liquids like 
blood, urine or plasma. 
These data are taken by a 
mixture of physical, chemi-
cal and electronic devices 
from various manufacturers, 
with varying degrees of 
automation. After some pre-
processing the measured 
values are combined with de-
dicated data identifying the 
patient. This data has to be 
checked for plausibility and 
is then transferred to the 
computer, where it is stored 
and displayed. The doctor 
can therefore use it imme-
diately to make a diagnosis. 
The measuring devices we 
have mentioned are of dif-
ferent types, not only dif-
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ferent in function but also in the electrical 
lay-out and read-out circuitry. Therefore only 
a standardized interface is an economical so-
lution to the problem of connecting these dif-
ferent devices to a central computer. 
The computer normally has an operating 
system which can handle more than one task 
simultaneously, so the peripheral devices are 
connected in a satellite configuration. But 
there are reasons why a central computer serv-
icing non-intelligent peripherals is not the 
best solution. If, for example, there are 
failures in the processor all the I/O-devices 
are out of action. 
2.1 
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Also changes of configuration within such a 
small I/O-system could be performed much better 
if each satellite is more independent of the 
main computer. Therefore we see that in some 
cases it is better to design autonomous systems 
each handling only one task and all connected 
to a main computer through a standardized 
interface bus. 
Such autonomous systems we have discussed 
basically in Chapter 1.6.7. The heart of this 
intelligent subsystem is a mini- or micro-
processor with a memory for program and data. 
Microprocessors may have not a very extended 
instruction set for arithmetic and have also a 
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very limited memory capacity but they can 
handle many preprocessing features. They are 
freely programmable processors (some of them 
are also microprogrammable), so they are 
powerful autonomous crate controllers. 
The connection to the interface can be made 
in a different manner from that shown in 
Fig.l.23 in Chapter 1.6.7. Normally the CAMAC 
serial highway configuration with byte-
organized data transfer should be the best fit 
and the most economical solution. Typical 
microprocessors of the second generation are 
designed around a bidirectional 8-bit data bus, 
therefore the byte is the right data format in 
this case. But in some applications with high 
data rates, e.g. in scintigraphy, it may be 
better to use 16- or 24-bit miniprocessors 
connected to a parallel branch. 
2.2. I A CAMAC-Application within a Clinical 
Laboratory 
Fig.2. I shows the arrangement described in 
(A2). A SIGMA-S computer is used as a central 
computer, with a 128 k-byte memory, a 6 M-byte 
disc and additional peripherals. Six crates 
are connected via a branch driver, the sixth 
crate being driven through a special driver 
module housed in Crate 4, because the distance 
is more than 300 m. The SIGMA-S can handle the 
CAMAC crates in realtime operation. Interactive 
mode is also possible because of teletypes and 
displays which are dedicated to the crates. 
To improve the realtime facilities some 
crates have not only the standardized crate 
controller (CC) but also an autonomous con-
troller (AC) linked to a minicomputer PDP-8 or 
PDP-II. This autonomous controller is at a 
normal station in the crate and connected to 
the crate highway (dataway) in the same way as 
other modules. In the arrangement described 
here there is no arbitration unit assigning 
priority to one of the two controllers. The 
first controller to start the CAMAC cycle 
completes its operation before the second con-
troller can start a cycle. Because two dif-
ferent minicomputers are used there must also 
be two different autonomous controllers 
driving the bus lines (OMNIBUS and UNIBUS). 
During the realtime phase of the operation the 
collected data are stored in the main memory 
of the PDP from where they are transferred to 
the SIGMA-S computer via the PDP-bus, the 
branch and the I/O-channel of the main com-
puter. 
Communication between the autonomous con-
troller and the crate controller ~nd hence 
between the local minicomputer and the SIGMA-~ 
is carried out via a link module (LM) 
which is a CAMAC module addressable 
from both controllers. Information 
from the SIGMA-S can be written into 
the link module, the processor of the 
mini then starts a read operation that 
accesses the written data, and vice versa. 
The 6 crates are used in the clini-
cal laboratory in the following manner: 
- Crate I is located in the same room 
as the SIGMA-S. It is equipped with 
various modules like ADC, DAC, 
Display Driver and Paper Tape Reader 
which can drive different displays, 
e.g. graphics terminals, X-Y plotter, 
TV monitor via the Scan-converter, or 
line printers. Analog data from 
magnetic tape or digital data from 
paper tape can be analyzed by the 
SIGMA-S. Crate I is also used for testing 
modu l es and programs. 
- Crate 2 is used in a laboratory for neuro-
physiological research. Modules are ADC, DAC, 
Counter, Display Driver to a 6II Tektronix 
scope, etc. The crate is controlled by the 
CC-controller and a PDP-II/OS processor as an 
autonomous controller. 
- Crate 3 is also controlled by an additional 
autonomous unit connected to a PDP-II/OS 
processor. The crate is used to control . 
neurophysiological experiments, therefore 1t 
has similar modules to the previous crate. 
- Crate 4 is in a laboratory for pharmacologi-
cal research. One module drives a Fabritek 
lk memory unit with a hardwired program to 
execute analog to digital conversion. An-
other module is the special driver for the 
branch to Crate 6. 
- Crat e S is used in a laboratory for otolaryn-
gological research. This crate is controlled 
by t he CC and a PDP-8 autonomous controller. 
- Crate 6, which is 300 m away from the 
SIGMA- S, is used for research in biochemistry. 
From t his arrangement one can see that in some 
applications where the data rate is high or the 
response time in realtime must be very short, 
the use of relatively fast autonomous mini- or 
microcomputers is most eff i cient. Therefore 
users in this field of app l ication need such 
configurations. 
2.3 CAMAC for Industrial Process Control 
Ten years ago the control of industrial pro-
cesses with computers was invented. Since this 
time there have been many applications in di f -
feren t fields. In very simple systems the com-
puter is used only as a data logging device, 
an application which can sometimes be done 
bett er with hardwired logic or now with micro-
processors. In complicated systems e.g. con-
trol l ing chemical processes or the operation 
of steel plants, there is a manifold need for 
realtime computer ~onfigurations, sometimes 
organi zed hierarchically. 
In the industrial field inventors of com-
puter and interface systems have had to con-
tend with difficult operational conditions 
like 
- changing composition of the room atmosphere, 
-mechanical shocks, 
- electromagnetical interference signals, from 
nearby cranes etc. 
After extended investigations of performance 
in large industrial systems especially in the 
United States (A3, A4) one can say that CAMAC 
is suited at least as well as systems used 
previously. 
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Detectors used in industrial process appli-
cations also normally deliver analog signals 
in the microvolt to millivolt range, which must 
be amplified, shaped and converted in an ADC. 
Signals may also come from detectors the out-
put of which is a current source, therefore the 
current has to be converted into a proportional 
voltage before the signals are digitized. Other 
signals from synchrodetectors give information 
proportional to an angular position. They may 
be also phase modulated. Such types of signals 
can be digitized in a synchro-digital conver-
ter. 
But engineers designing I/O-modules for 
process control have to take into account not 
only these signal conditions, they must also 
solve problems about the connection to the 
computer's I/O-bus. If the system is designed 
directly in combination with the I/O-channel 
of the desired computer (see Fig.2.2) then the 
engineers will have to change the I/O-modules 
if at any time a better or bigger computer is 
used, because many details of the I/O-bus are 
implemented in the modules. 
Standardization of the data highways between 
process and computer is therefore very useful 
because in such systems the I/O-modules are 
not affected by the use of other types of com-
puters. This can be seen in Fig.2.3 which 
demonstrates a CAMAC configuration for a typi-
cal process control system. Changing the com-
puter type requires only a new branch or 
serial driver, nothing else. 
The great advantages of choosing CAMAC in 
industrial plants are the following: 
- many manufacturers are delivering CAMAC 
modules (multi-sourcing), 
Process 
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I/O-Modules 
Computer's 
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~ 
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CPU 
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- the system is a modular one, therefore the 
user can add new modules at a later time if 
he needs them, 
- the user has to have in stock only crates, 
modules and bus lines of one system. This is 
true also if he is using different types of 
computers. 
- the technical staff of the user have to be 
trained in only one system, which may be a 
great advantage. 
2.3.1 A CAMAC-Controlled ADC System for Process 
Control 
Many industrial processes are described by a 
great number of values which can be measured 
and used to control the process itself. The ac-
curacy of measurement of analog signals from 
the detectors must often be of the order of 
Io-3 or better. Because of the price of an ADC 
with a resolution of 12 bits or more, it may be 
better to design a device having one high-
accuracy ADC and many input lines switched by a 
multiplexer. Such a solution is certainly less 
expensive than having one ADC of medium reso-
lution and medium price in each I/O-module, 
but the access and conversion time is much 
higher because the signal handling for the 
various inputs is done in sequence. In control 
systems in which time is not the most im-
portant point, ADC-modules of complex design 
like the following described in (AS) are very 
useful. Fig.2.4 shows the basic arrangement • 
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The ADC is coupled to 256 input lines 
through a relay multiplexer which has an ultra 
low ON-resistance. All input lines are sym-
metrical pairs, twisted or parallel for high 
common mode rejection. Each of them is 
switched with 2 relay contacts. 
Because of the 256 different inputs, the 
multiplexer is addressed by an 8-bit word in 
the address register. The multiplexer can be 
operated in several modes: 
- the programmed transfer mode, in which only 
one input line is addressed; the input 
signal is digitized and transferred through 
the bus to the computer, 
- the block transfer mode, in which a set of 
input lines, defined by the first and the 
last address, is switched in sequence to the 
ADC-input. Each digitized signal is stored · 
in a buffer memory, and the whole set is 
transferred to the computer after converting 
the last signal. 
- cyclic block transfer mode, in which all in-
put lines within the block of addresses are 
switched periodically to the ADC. After 
converting the last signal in each block, 
the data set is transferred to the computer. 
Additional power lines connected to a very 
stable voltage or current source can be 
switched to passive detectors (which do not 
have their own power supply) some hundred 
milliseconds before addressing the detector. 
Data-
register 
Control Cormnand 
Logic ~ Acceptance 
1 
, R IL ~AF 1 ~,x 
Crate-Highway 
Fig . 2.5 shows the bit configuration of the 
contro l and status register. In the pro-
grammed transfer mode only the first address 
is loaded through the CAMAC-write lines WI-W8, 
in the other modes also the last address with-
in the block through W9-WI6. Bits WI7-Wl9 
specify one of the three transfer modes, Wl9 
defines whether the detector needs an addi-
tional power supply or not, W20-W22 choose the 
voltage range from 10 mV to 1000 V full scale. 
The last 2 bits are set if the ADC is ON and 
if it is busy because it is converting a 
signal from an addressed input line. The 
control and status register can be read by the 
computer. 
To execute the desired CAMAC functions, the 
instructions coming from the computer via the 
highways are checked for validity. During the 
conversion time the content of the data 
register is not fixed, therefore it should not 
be read by the computer. That means a read 
instruction during that time is acceptable 
(the ADC responds with X = I) but not execut-
able (the Q-response is Q = 0). After the 
conversion the Q-line is set (Q = I) and the 
read instruction can be performed. Other 
instructions like loading or reading the 
control and status registers are handled in 
the same manner. 
The control logic produces the signals to 
switch the ADC into the ON or OFF state to 
change the measuring ranges, and to address 
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Control and Status Register 
the multiplexers. In the block transfer mode 
the range cannot be altered, in the programmed 
transfer mode it can be changed between two 
addresses. 
Such a complex system is not only useful in 
industrial process control but also in the 
field of laboratory automation, where CAMAC is 
already a well-known interface configuration. 
2.4 CAMAC and the Automation of Laboratories 
Modern laboratories are overcrowded with 
measuring instruments of different types, each 
of them designed with circuits to read out the 
measured value. There is a growing trend to 
analyse these data by computers, since mini-
computers are on the market with very powerful 
instruction sets and timesharing possibilities 
at a medium price. 
If we distinguish the instruments with 
respect to their data rate, we see that only 
a few generate high rates, in the range of 
105 words/s, e.g. mass spectrometers with high 
resolution. Most of them transmit data at a 
medium rate between 5•102 words/sand 5•103 
words/s, e.g. mass spectrometers with medium 
resolution, nuclear resonance spectrometers. 
Gaschromatographs are typical instruments with 
very low rates in the range of 1 word/s. 
Measuring instruments in laboratories 
usually deliver analog voltages between milli-
volts and volts which are amplified, shaped 
and digitized in the manner described in 
Chapter 2.3. 1. Then the data are sent to the 
computer through the interface. 
High data rates could need many memory bits, 
but this is a very expensive solution. In-
stead of using a computer with a megabyte 
memory one should consider having intelligent 
preprocessing, resulting in a large data re-
duction. This is a very useful and economical 
solution. This job can be done sometimes by 
hardwired logic, butfuere is more scope if it 
is carried out by programmable microproces-
sors. This configuration leads us to the app-
lication of autonomous systems we have 
introduced in Chapter 1.6.7 and discussed in 
Chapter 2.2. We see that this type of pro-
cessor-processor link will be of more and more 
interest, Because microprocessors are able to 
make simple arithmetical operations, some 
instruments can also use these processors in 
realtime phases of the process. 
If the interface highways are standardized, 
many different types of instruments can be 
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connected to the bus systems. In that way CAMAC 
has. a good chance to be the most widely-used 
system in laboratory automation in the future. 
2.4.1 LABCOM, a CAMAC-Controlled Laboratory 
Instrument System. 
The possibility discussed in the previous 
chapter, of using several autonomous systems, 
was not applied to this configuration of labo-
ratory automation at Harwell, which is 
described in (A6). The central computer is a 
PDP-8/I with disc and tape units. Its operating 
system is able to handle several tasks simul-
taneously. Data acquisition is done by meas-
uring instruments connected to CAMAC modules. 
Each CAMAC crate services a group of instru-
ments, and is connected to the computer in a 
time-sharing mode of operation. Interactive 
data exchange is possible between teletypes and 
displays. 
Fig.2.6 shows the crate configuration. Each 
crate includes the I/O-modules for the connec-
ted instruments, which are for measurements in 
UV and IR spectroscopy, and electron spin 
resonance. 
The time-sharing mode, which means handling 
tasks simultaneously, is controlled by a super-
vising program. This real-time supervisor 
deals with a hierarchy of interrupts. It main-
tains a priority-ordered list of programs 
awaiting attention, organizes links between 
programs, and organizes transfers to or from 
the disc. The main programs are written in 
such a way that it is easy to include new 
instruments in the system. 
The CAMAC hardware used in this laboratory 
automation configuration has provided a flex-
ible means of interfacing different instru-
ments to a central computer. 
A CAMAC setup similar to that described in 
Chapter 2.3.1 is published in (A7). It serves 
an analog-digital-converter system with 768 
analog inputs addressed by a multiplexer at a 
maximum rate of 10 channels per second. Hard-
ware and software problems are considered 
there in detail. 
2.5 CAMAC in Data Networks 
Many applications in the fields described 
make use of data exchange between computers. 
Thus, users can take advantage of the features 
of othe~ computers connected through the net-
works. Therefore their own data handling 
Lab. instruments 
e.g. UV- and IR-
spectrometers 
~
CAMAC-Crate 
I 
cc 
Lab. instruments 
e.g. electron-spin-
resonance spectrometer CAMAC-Crate ~
problems can be solved much better because of 
the speed or capacity of these computers. 
It is very useful to have a standardized 
interface between the computers. We shall dis-
cuss in this chapter some modules and configu-
rations by which CAMAC is used to exchange data 
within computer networks. 
2.5,1 CAMAC-CAMAC Links 
Links between CAMAC systems can be realized 
in various ways. Examples will be given of 
parallel, and bit or. byte serial transfer modes 
and also a microwave data link. 
The first example shows a bidirectional sta-
tion described at (AS), Circuits are very 
similar in the receiver and the transmitter 
module except for a number of lines for control 
and status signals. 
The bidirectional data link handles 24-bit 
CAMAC data words. Additionally, there are two 
groups of 5-bit paths transferring control words 
in each direction. These words, together with 
the data, generate 4 status bits which are 
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ORed to a LAM signal that can be enabled or 
disabled by a mask. A data parity bit is 
generated at the transmitting and at the re-
ceiving end, and is transferred together with 
the data (see Fig.2.7). 
Normally the transfer of data and control 
words are made in the handshake mode. Syn-
chronization can be achieved by transmitting 
two additional bits confirming the acceptance 
and validity of the data. These two bits 
generate a LAM-signal in station N (the mod-
ule is of double-width), due to a parity error 
or the arrival of a control word, The data 
transfer can be operated with or without inter-
rupts. 
The generation of the data-validate bits is 
started when the Q-signal is true, therefore 
one can write the flow charts of Fig.2.8. 
The speed of the data transfer is limited 
only by the CAMAC cycle time, e.g. 1-1.5 ~s 
for each 24-bit word. The link consists of 
twisted pair cables terminated at each end. 
The second example describes the linking 
of computers via a transmission loop. Auto-
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nomous CAMAC systems, containing CAMAC I/O-
modules and the associated computer, are con-
nected to a MODEM through a CAMAC message pro-
cessor, a double-width unit in the crate. The 
message processor (see Fig.2.9) provides inter-
mediate storage within a buffer memory 
(16 words, 24 bits) code conversion and error 
checking. The transmission loop consists of a 
data pair and a control pair. 
If computer A, for example, wants to trans-
mit a message, it must get control of the bus 
by becoming bus master. This can be done by 
opening the control loop, which prevents other 
processors from getting control. After fin-
ishing the data transfer, the control loop is 
closed and the next processor is able to trans-
mit data. A pulse traveling along the control 
pair reaches the ports sequentially its 
trailing edge allows the connected processor 
to open the loop if its computer has some-
thing to say, if not the pulse travels to the 
next port. The circulating pulse is stored if 
the loop is opened, 
The message to be sent out from a computer 
is stored in the buffer of the message pro-
cessor, It is a group of 48 bytes. The first 
byte contains the destination address. After 
accepting the message, the processor seizes the 
first opportunity to get bus control. The next 
time the pulse comes into its port the messsage 
processor switches a duplex link to the called 
processor, It checks the identity of the cor-
respondent and asks if it is ready to receive 
a message. If all the checks are positive the 
message is sent out. The receiving processor 
carries out the parity check, stores the group 
of 48 bytes and acknowledges their acceptance. 
The transmitting processor announces to its 
computer the correct transfer or, if not, what 
are the reasons for the error. Then the con-
nection is broken and the bus is free for any 
other computers which want to send messages. 
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The processor which has received the mes-
sage sets up a LAM-signal to its computer to 
cause an interrupt, after which the new data 
can be handled. 
The maximum speed on the transmission loop 
is SOOk Baud, serial asynchronous. The maxi-
mum number of ports is 256. 
The third example of CAMAC in data communi-
cation is shown in Fig.2.10, and is described 
in (AIO). Information is transferred over a 
distance of up to 35 km using standard Post 
Office video microwave transmitters and re-
ceivers. The data and control signals are pulse 
modulated. The carrier is at 6.8 GHz, and the 
band-width 5 MHz, The transmission rate is 
107 bits/s, and the error rate is less than 
I bit in 1010, Extended tests were made by 
performing interactive graphical tasks. 
The last example is related to a demonstra-
tion of the possibilities of the CAMAC Serial 
Highway, at Los Alamos in Summer 1974 (All). 
Two systems were shown, in the first case the 
distance between the serial driver and a crate 
was 5000 km, therefore the data rates were low; 
in the second case the rates were high, but the 
distance was only a few meters. 
A serial crate controller at Los Alamos, 
New Mexico, was connected via MODEMS and tele-
phone lines to a serial driver which was lo-
cated in Lockport, Illinois. LAM-signals 
generated in Los Alamos were interpreted appro-
priately and executed by the associated com-
puter, The computer then transmitted command 
messages to generate a display on a TV monitor 
in Los Alamos. The transfer rate was 300 bits/s. 
The other system was completely housed in 
one room, Data were transferred successfully 
at a rate of 2.5 M bit/s between a serial 
driver and a CAMAC crate. The serial highway 
will be the most interesting CAMAC connection 
in the future not only over long distances but 
also in laboratory applications. 
2.6 Glossary of Application Terms 
Autonomous systems 
Process control system 
Transducers 
Analog-digital-converters 
Digital-analog-converters 
Data logging 
Preprocessing 
Scintigraphy 
Electrocardiagrams (ECG) 
Electro-Encephalograms (EEG) 
Neurophysiology 
Otolaryngology 
Spectrometry 
have one or more crates in which operations can 
proceed independently of the program in the 
system computer, Such crates may be controlled 
by a local mini~ or microprocessor. Several 
autonomous systems can be connected via an 
interface to a main computer. 
is a system whose main use is to automate a 
continuously running process. 
are detectors converting variables such as 
temperature, pressure or mechanical movement 
into equivalent electrical variables which can 
be measured easily. 
convert an analog voltage into a binary coded 
digital word whose content is proportional to 
the measured voltage. There are different con-
version methods, the resolution is typically 
between 8 and 17 bits with an error of lo-3 to 
lo-S of the fullscale. The conversion time 
varies from micro- to milliseconds. 
handle the inverse function, and convert the 
content of a digital word into a proportional 
analog voltage. Resolution ranges from 8 to 16 
bit with an error of linearity from lo-3 to 
lo-S. The conversion is performed in the time 
range of 40 ns to 250 ~s. 
is the term for automatically recording process 
data within a desired time interval. 
is normally a hard-wired sequence of operations 
to manipulate and reduce the accepted data. The 
processing is done by arithmetical and logical 
operations. 
is a nuclear medicine method to investigate 
the function and shape of organs. With direc-
tion sensitive scintillation counters the 
distribution of radio nuclides in the body 
tissue is measured and displayed on a monitor. 
From that the doctors come to conclusions about 
structual changes e.g. in the brain, in the 
thyroid gland or in the liver. 
are records of the electrical activities of the 
heart. There are charges between excited and 
unexcited muscles, the time distribution of 
which is measured, 
are plots of the electrical signals of the 
brain, which has its own rhythmical activity 
when awake or asleep. 
is the investigation of the functions of the 
nervous system. 
is the branch of medical science combining the 
fields of laryngology and otology, 
is a method of measuring interactions between 
electromagnetic radiation and matter. Different 
energy transfers caused by absorption or 
emission are found in different ranges of 
frequency. Nuclear reactions are due to high 
energy y-rays, electronic transitions in the 
inner shells or between valence electrons are 
related to the low energy y's. If energy is 
lower, spectra from uv- and visible light are 
used to identify elements. Changes ·in the 
vibrational and rotational energy caused by 
absorption are observed in the IR-range. In 
the microwave range there are nuclear resonance 
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3, How to Program CAMAC? 
3. 1 Introduction 
In order to solve a problem by computer it 
is usual to write programs in a higher problem-
oriented language (source language) and to 
translate these programs into the machine 
language of the computer (object-language). 
This is done by a special translation program 
stored in the computer memory, 
A program consists of a finite series of 
commands. The translation program generates a 
finite series of machine commands from each 
command written in the higher language. 
There are three types of translating 
program, 
- compilers, translating problem-oriented 
programs into machine programs, 
assemblers, translating machine-oriented 
programs into machine programs, 
interpreters, translating commands written 
in the source language into machine language 
instructions at run-time, 
Many features of CAMAC software were fixed 
when the CAMAC hardware was defined, A CAMAC 
language must take into account the CAMAC-
concept which contains essentially I/O-
functions. But if one is generating an I/O-
language for typical CAMAC applications one 
would not deal with all aspects of the possible 
real time features, because for this the 
language needs also data handling elements. 
To define such a complicated language would 
take a long time. Therefore it was decided to 
generate a language at a lower level, matched 
to the CAMAC hardware and therefore similar to 
an assembler language. 
This language is called IML. It is imple-
mented as a parasite language in the environ-
ment of a host-language, There are .some 
critical links in this two level concept but 
normally the communication paths between the 
host and the parasite language are well 
defined. 
IML will be described in a short form in 
the next chapter, after that we will discuss 
some other possibilities for programming CAMAC. 
3.2 Short Description of CAMAC-IML (SI) 
Operations of the CAMAC hardware are de-
fined by commands which start, control and 
stop the desired operations, Certainly only a 
few CAMAC users are ab~e to describe all 
details of the logical functions of the crate 
controllers or system controllers used in the 
system in order to generate their own series 
of commands. Therefore we must define CAMAC-
statements which are independent of the 
special apparatus, so that the users are able 
to program CAMAC activities without knowledge 
of the details of the controllers. These 
statements are the essential content of the 
CAMAC-IML software. The examples given here 
are expressed in the Macro syntax IML-MI, 
which is only one of many possible syntaxes 
for IML. 
The statements may be divided into two 
general classes: 
- declaration statements and 
- action statements. 
3.2.1 Declaration Statements 
Declarations of this type can be given about 
devices, demands, memory references, and com-
puter channels. 
3,2.1.1 Device Declarations LOCD 
A register implemented in CAMAC is identi-
fied by its address ~onsisting of the branch, 
crate, station number, and the subaddress, If 
the register is located in branch I, crate 2, 
station I and subaddress 0 and if it is called 
REG, then we can describe it as 
REG = B ( I) C ( 2) N ( 1 ) A ( 0) 
This can be declared as 
LOCD REG, H, I , 2 , I , 0 
H means a direct hardware address (address 
constant). It is also possible to have an in-
direct (pointer) addressing mode (address 
variable) which has the advantage that one can 
change the CAMAC address during the run, 
Devices may also be declared as an element 
of a hardware array. Three types of arrays are 
allowed 
- a random distribution 
- a regular distribution and 
- an address scan array. 
Arrays can consist of scalers whose contents 
can be read in the address scan mode, or there 
may be a buffer the data of which should be 
read in the stop mode (see Chapter 3.2.2.2). 
3.2.1.2 Demand Declarations LOCL 
The sub-address of a LAM-source which is 
generating a demand within a module can be 
detected in two different ways (see Chapter 
1.5.1 to 1.5.3), either by scanning the sub-
addresses with the appropriate test function 
and looking for Q = I, or by reading the 
content of the LAM-status register in the mo-
dule. With two forms of declaration we are 
33 
able to have identical statements for the 
access to the demand. The LAM-grader module in 
the crate (see Chapter 1.5.2) generates a 
graded-L word from the individual LAM-signals. 
If, for example, ALPHA is the name of a 
demand connected to the graded- L number GL12 
coming from a LAM source associated with a sub-
address, this can be declared in IML as: 
LOCL ALPHA, SUB, 1, 2, 3, 4, GLI2 
The source of demand ALPHA is accessed at sub-
address 4 at station 3 of the crate 2 which is 
in the branch I. 
If, for example the GL-number is 14 asso-
ciated with the demand BETA, and the source is 
accessed through bit 7 of the status register 
in the same station as above, the local decla-
ration would be: 
LOCL BETA, BIT, 7, I, 2, 3, GLI4 
3. 2.1.3 Memory Reference Declaration LOCM 
Memory references must be declared in IML 
too, and must conform to the host programming 
system. IML needs to declare constants, 
variables, arrays, buffers and the wordlength 
required to hold the data. 
A loca l memory reference of a variable of 
24 bits into the memory cell VALUE is: 
LOCM VALUE, V, 24. 
3.2.2 Action Statements 
There are three general types of action 
statements: 
- single action statements, 
- uni-device block transfer action statements, 
- multi device action statements . 
Single· actions execute one CAMAC cycle and 
transfer one data word if the CAMAC function 
code is READ or WRITE. They do not transfer 
CAMAC words if the function code is in the 
OPERATE- or READ STATUS group, because these 
are dataless control or test functions. 
An uni-device block transfer moves a block 
of data between a single CAMAC address and a 
buffer area or array in computer memory, or 
vice versa. This can be done via an autono-
mous hardware channel or by single actions 
under program control (software channel). The 
transfer is used with functions READ and 
WRITE and is normally terminated if the repeat 
count limit is reached or if the module sends 
Q = o. 
Multidevice actions are a series of single 
actions executed at different CAMAC addresses, 
using the same function code. Transfers are 
done with functions READ or WRITE between 
CAMAC and computer memory, with one data word 
from or to each CAMAC address . 
3.2.2.1 Single Action Statements SA 
They carry out one CAMAC cycle and can use any 
function code. If one wants to read the content 
of a 16-bit register REG into the memory loca-
tion VALUE, then the as.sociated statement is 
SA RDI REG VALUE 
If the register REG is located in branch I, 
crate 4, station 2 and subaddress 0, it will 
have been declared by 
LOCD REG, H, I, 4, 2, 0 
If VALUE is a 16-bit variable it will ;ave 
been declared by 
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LOCM VALUE, V, 16 
The mnemonic RDI mean$ READ Group I Register 
(Function code 0). If the same register is to 
be cleared, the statement is 
SA CLI, REG 
where CLI means Clear Group I Register 
(Function code 9). Single actions which are 
followed by a program branch depending on the 
state of Q are provided by two statements 
called SJQ (single, jump on Q) and SJNQ 
(single, jump on not Q). They are actions in 
which the program branches to the given state-
ment label if the CAMAC-operation retur ns 
Q = I or Q = 0 respectively. They can be used 
with functions of the type READ, WRITE or 
OPERATE. 
3.2.2.2 Uni-Device Block Transfer Action 
Statements UB 
In CAMAC systems block transfers can be con-
trolled by using the Q-response from the mo-
dule (see Chapter I. 5. I) in the following three 
modes: 
- the address scan mode, in which the registers 
within a module are arranged in such a manner 
that sequential access is possible. The scan 
starts within a module at subaddress A(O) and 
stops at A(n). The response Q = I means that 
the addressed register exists, Q = 0 means 
that the previous address was the last in the 
module, and that the scan should resume at 
A(O) in the next station. 
- the repeat mode, in which the registers are 
not necessarily ready for data transfer at 
any time. If there is a read command when the 
register is not able to transfer, it will 
send Q = 0. That means the controller should 
repeat its command at a later time. I t may 
require several attempts before the register 
sends Q = I. This mode is attractive if the 
ready signal is expected to come within a 
few computer cycles, otherwise too much time 
is lost. In this mode Q = I means that the 
register is able to transfer, Q = 0 means it 
is not possible at that time. 
the stop mode, in which the data transfer is 
terminated by a block-end signal from the 
module. Q = I means the data word is within 
the block, Q = 0 means the end of the block. 
Also, with respect to synchronizing the 
transfer we can distinguish three modes: 
- the UBR-mode (repeat while not Q) is syn-
chronized by the use of Q in the repeat mode, 
-the UBC-mode (controller synchronized), in 
which the transfers are synchronized by the 
system controller. This can be used when the 
transferrate available in the module is 
faster than that demanded by the controller, 
- the UBL-mode (LAM synchronized) in which the 
module sets a LAM-signal to request each 
individual transfer. 
If for example a sequential transfer opera-
tion has to be set up to read characters from 
a teletype into a memory array called BUFFER, 
we must declare how many words should be trans-
ferred and what is the channel to be used. As 
an example we assume that 48 words (repeat 
count) should be read via channel I every time 
a LAM-signal indicates a demand called GAMMA. 
The channel is declared as 
LOCC CHI, REP48, TALLYI, STATUS, I 
where CHI 
REP48 
TALLY 
STATUS 
is the channel name 
is the repeat count 
is a variable giving the 
number of transfers actually 
achieved 
is a variable giving the 
reason for termination 
is the physical channel to be 
used. 
The action statement is then written as 
UBL RDI, TTYPE, BUFFER, GAMMA, CHI 
3.2.2.3 Multi Device Action Statements 
There are three statements used in multi 
device actions, which handle a series of single 
actions related to the same function code: 
- the basic MA-mode which is used together with 
the functions of the type READ, WRITE and 
OPERATE. As with the block transfer modes we 
need to define the number of words which 
should he transferred (repeat count) and the 
channel which is to be used. 
- the MNQ-mode (repeat while not Q) which is 
used in multi device test actions. After the 
first operation which returns Q = I the ac-
tion stops. This mode is associated only 
with dataless control functions, typically 
to search for the source of a demand. 
- the MAD-mode which implements the multi 
address scan (see Chapter 3.2.2.2) used with 
READ or WRITE functions. 
3.2.3 LAM Action Statements 
LAM actions are always single actions, by 
which one can enable, disable, test and clear 
the LAMs. This is done by translation into the 
specific function codes defined in the CAMAC 
specifications (HI), appropriate to the SUB or 
BIT declaration of the LAM. 
3.2.4 System Action Statements 
These statements define general functions 
in crate controllers, branch or serial drivers 
and system controllers. They are related to 
operations like INITIALIZE, CLEAR, INHIBIT, 
ENABLE or DISABLE DEMANDS and some test func-
tions. The actions are always single actions. 
3.3 Other Possibilities for Programming CAMAC 
IML is a language which must be embedded in 
a host language to handle data processing. The 
result is a host-parasite language which is 
translated in a compiler or assembler (S2). 
But IML is not the only possibility. 
3.3.I FORTRAN-Subroutines 
Another way to program CAMAC systems is to 
describe CAMAC operations as standard sub-
routines in a high level problem-oriented 
language like FORTRAN. This language is the 
best-known and most-used language for solving 
scientific and technical problems. The 
advantages in using standard subroutines are 
that the users are familiar with the language, 
that there are compilers for nearly all com-
puters, that the subroutines are core-
efficient because they require only one copy 
of a subroutine, however many times it us used 
in a program, and that the communication paths 
between the subroutine and the main program 
are well defined. 
But there are disadvantages too. Programs 
written in a high-level language are slower 
than those written in assembler language. 
Therefore subroutines for CAMAC operations 
should be as standardized as possible to 
shorten the execution time. Most subroutines or 
procedures can be written in a time-saving way, 
but nevertheless they can be very transparent, 
e.g. to allow the block transfer modes (address 
scan-, repeat- and stop-mode). 
A suitable set of standard subroutines are 
specified by the US-NIM-Software Working Group 
(S3, S4, see also some associated aspects in 
SS). The subroutines should be used in FORTRAN 
or FORTRAN-compatible languages. 
Certainly most subroutines must contain 
some values characteristical of the system in 
use, e.g. how many computer words are needed to 
transfer a 24-bit CAMAC word, how many modules 
are housed in the crate and how many crates are 
in the branch. For that, all subroutines have 
a common block CAMAC-COMMON (CMCCOM) in which 
these parameters are defined. 
LAM signals can be used for starting inter-
rupt service routines in three different ways: 
- null-mode, in which no LAM signal is used in 
the subroutines, with the exception of LAM 
test commands, 
- event-mode, in which the parameters to exe-
cute the routine are present, but only the 
arrival of the LAM signal starts the routine, 
- step-mode, which is similar to the event-
mode with the exception that before execution 
of each command the status of the LAM is 
tested and the next step will be carried out 
only if the LAM signal is true. 
Standard subroutines contain the describing 
parameters: 
-function F, 
- branch B, 
- crate C, 
- station N, 
- subaddress AD, 
- number of words LN transferred in a block, 
- data block DATA, 
- value of the Q-signal, 
- frequency NEX of executing the function at 
Q = I, 
- items about possible timing- or address 
errors ERRORA, 
- content of the graded-L word GLNO, giving 
the address of the LAM source 
(see Chapter 5.2). 
Fundamental subroutines are 
- CALL CMCINT (BL,GLNO) which stops the task 
until the LAM status in the branch is set. 
After that the return from the subroutine 
follows. 
-CALL CMCBSC (F,B,C,N,AD,LN,DATA,ERRORA) 
CALL CMCBCE (F,B,C,N,AD,LN,DATA,ERRORA,BL, 
GLNO) 
-CALL CMCBCS (F,B,C,N,AD,LN,DATA,ERRORA,BL, 
GLNO) 
These three subroutines execute a single CAMAC 
operation related to a single address once or 
several times depending on the LN-value. The 
three subroutines are distinguished by the LAM-
modes described above. 
-CALL CMCSEQ (F,BA,CA,NA,ADA,LN,DATA,Q, 
ERRORA) 
This subroutine which has also three versions 
with respect to the LAM-mode, describes a se-
quent i al operation in a array A which is the 
same ai all addresses within A, e.g. READ or 
WRITE in the address n (BA(n)CA(n),NA(n) and 
ADA(n). The number of elements in the array is 
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defined by the LN-value. 
In addition to these fundamental routines 
there are some which start general functions, 
e.g.: 
- CALL CMC BZ(B) which starts the branch-
INITIALIZE (BZ)-signal in branch B (see Chap-
te~.L_5..11_ 
CALL CMC ENL (BL,GLNO) 
CALL CMC DL (BL, GLNO) 
which enable or disable the individual LAM sig-
nals referred to the graded-L word GLNO in the 
branch B. 
Subroutines which carry out CAMAC block 
transfer operations in the address scan, repeat 
and stop modes (see Chapter 3.2.2.2) are de-
scribed, e.g. an operation in the repeat-mode: 
- CALL CMC RPT (F,B,C,N,AD,LN,DATA,ERRORA,BL, 
GLNO) 
which is the form in the event-mode, started by 
a LAM signal coming from branch B with the 
graded-L word GLNO. 
The run time of the program can be utilized 
more economically if one splits the subrou-
tine's in two parts. The first part combines and 
checks the parameters by declaration proce-
dures; the second executes the procedures. This 
method should be applied especially in the set-
up and test phase because the user-system dia-
logues running at that time are very useful but 
need time which should be reserved for the real 
time phase of the experiment. 
3.3.2 BASIC-Subroutines 
Subroutines can be written also in BASIC and 
FOCAL because they are easy to learn and have 
some similarity to FORTRAN. 
BASIC as a host language together with 
PAL-II as a assembler language is often used 
in the PDP-II computers, today's wide-spread 
process computer family, because there are not 
only BASIC compilers but also a powerful set of 
arithmetical instructions to handle real time 
applications. BASIC is really not a language 
for real-time, but the PDP-II version can call 
the external function routine EXF which is 
used as a link between BASIC and PAL-II. The 
general form of this EXF-routine is: 
LET U = EXF (parameters Pi) 
The parameters are transmitted from the BASIC 
statements to the assembly routine; their 
meaning is given by the user. 
An example (S6) assumes that the first para-
meter describes the type of action, e.g, if it 
should be a dataless control operation or a 
read or write operation. The other parameters 
are the values of branch (B), crate (C), sta-
tion (N), subaddress (A) and function code (F) 
which are contained in the CAMAC command. But, 
similar to the other languages used for CAMAC 
and mentioned above (IML and FORTRAN), it is 
necessary to state the length of the dataword, 
the block transfer mode and the number of 
words to be transferred. 
A typical flow chart of a routine is shown 
in Fig. 3.1. If the first parameter is T = O, 
then it will be a dataless control operation, 
if T = I a directly addressed data transfer, 
T 2 an indirect addressed data transfer, 
T ~ 3 is reserved for special functions, 
T = 13 means the return from the subroutine. 
The next parameters are the hardware ad-
dresses and the function code. If a data ope-
ration is required, the parameters L, M and K 
are needed to define the length of the data 
word, the block transfer mode and the ~ord 
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count, before the subroutine READ or WRITE is 
started. 
For all types of operation a BASIC variable 
Q is automatically defined ~nd given the value 
of the CAMAC Q response. 
After execution of the CAMAC-EXF routine 
there is a return to the BASIC main program. 
Additional examples of this type are given 
in (S7,S8,S9). 
In CAMAC applications, interrupts are handl-
ed mostly in assembly language routines. Before 
the interrupt starts the routine, the contents 
of the program counter and the processor status 
register are automatically saved in a memory 
stack from where they will be recovered after 
the return from the routine. 
If BASIC is used as a host language, one 
should notice the different froms of the inter-
preter, e.g. the CALL-statements are different 
and not implemented at all. Several software 
groups are writing interpreters in a prepro-
cessor form, and also implementing interrupts 
in BASIC. 
Routines similar to those we have mentioned 
above, but written in FOCAL, are described in 
(SIO,SII,Sl2). They are used mostly with the 
12-bit minicomputeFS of the PDP-8 family. 
3.3.3 CASIC Macros 
I/O-routines can be written not only as sub-
routines but also as macros, which have the 
advantage of time saving at program run-time. 
In both cases the routine uses the same in-
structions each time it is used, but the oper-
ands are normally different. Thus special para-
meters must be inserted in the subroutine or 
in the macro command. When using subroutines 
this is done during the run time of the pro-
gram, but with macros it is done during the 
compilation. 
Subroutines are core efficient with respect 
to the users program but they need additional 
memory cycles to hand over the parameters from 
the main program to the subroutine. The use of 
macros saves program run-time because the 
additional cycles are not needed, but it 
wastes more memory bits. If the users program 
contains often-used sequences which are rela-
tively long, then it is better to use sub-
routines rather than macros. 
The Schlumberger Software Group (S13) has 
developed a BASIC extension for use with CAMAC. 
This language, called CASIC, provides all the 
standard statements of BASIC plus a set of 
statements for CAMAC purposes. It is designed 
to work with a PDP-II computer. Because it is 
written as a macro instruction generator the 
execution speed is improved by a factor of ten, 
compared with conventional BASIC. CASIC is 
also able to handle interrupts. 
CASIC is described by naming statements, 
CAMAC operation statements and LAM-handling. 
We will give here a short survey of CASIC. 
If CAMAC registers are declared by a name, 
the LET-statement can be written in the form: 
LET name = STA CAMAC address 
The name may consist of 1 to 3 alpha-numeric 
characters which are preceded by the % charac-
ter. The CAMAC address contains the branch, 
crate, station number and the subaddress. 
In an example we can declare the register 
named RS which is addressed by A=4, N=17, C=3 
and B=2, in the following way 
LET% RS = STA(2,3,17,4). 
Jump to 
Subroutine 
Spec.Function 
Jump to 
Subroutine 
WRITE 
Put Argument T in Buffer 
T=13 
Put Argument B in CSR 
Put Argument C in CSR 
Put Argument N in CSR 
Put Argument A in Buffer 
Put Argument F in Buffer 
T~3 T70 
Put Argument L in Buffer 
Put Argument M in Buffer 
Put Argument K in Buffer 
Jump to 
Subroutine 
Return from Interrupt 
CAMAC-
Routine 
EXF 
(PDP-11) 
Jump to 
Subroutine 
DATLES 
3.1 
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In a CAMAC data operation the action state-
ment is given by the following general LET-
statement: 
LET dest =CAM (source, function code). 
In the case of write operations 'dest' means 
the name of the register to be written into. 
In the case of read operations 'dest' is a 
variable which is given the value of the result 
of the read operation. 
'Source' is the name of the register to be 
read or, in write operations, a variable or 
constant of the program. 
'Function code' is related to the CAMAC 
specification, i.e. read operations are con-
nected with F(O) to F(7), write operations wifu 
F(l6) to F(23). 
Two typical statements are: 
LET % RS 
LET % RO 
CAM(32,WRITE) 
CAM(%RS,READ). 
In the first example, the number 32 is written 
into the register RS, in the second the con-
tent of register RS is read by register into 
RO. 
Dataless operations are defined by the 
LET-statement: 
LET CAM (source, function code) 
where 'source' is the controlled register. The 
function code for control operation is F(8) to 
F(IS), and F(24) to F(31) (see definition of 
the CAMAC function codes in (HI)). To test the 
status of a LAM source in register RS, the 
function code is F(8) and the statement is 
written as: 
LET CAM(%R5,8) 
LAM handling is done by two different state-
ments, one for starting the service routine, 
and another one to test if the LAM from a 
register has been received and processed or to 
wait for it if this has not occurred. The two 
statements are: 
ON LAM CAMAC station THEN GO TO xxx 
WAIT CAMAC register 
The service routine started by the interrupt 
must be completed with a Return f rom Interrupt 
(RTI) statement. 
Another macro instruction generator has 
been developed at the Daresbury Laboratory, 
U.K. for use with Honeywell 316 and 516 com-
puters. It is described in (S14). 
3.3.4 CAMAC-Monitor 
A monitor written by EGG/ORTEC, Oak Ridge, 
Tenn., USA for use with the PDP-11 is called 
COMP11. It accepts and executes CAMAC-like 
commands from the teletype and is written in 
PAL-11 (SIS). With COMPll the user should be 
able to send a single CAMAC command via branch 
driver and crate controller CCA into an 
addressed module where it is executed and the 
user can observe the result. After each exe-
cuted command, COMPll returns control to the 
user. 
COMPII assumes only 4k of core and no 
peripherals other than the teletypewriters and 
the branch driver. The communication between 
the main program and the CAMAC drivers makes 
use of the TRAP instructions which are ele-
ments of the PDP-II instruction set. This 
enables various subprograms like: 
- forming a CAMAC instruction and loading it 
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into the branch driver, 
checking error bits in the control and status 
register and printing-out the errors found, 
- loading crate and word count registers, 
- loading and printing the content of data 
registers, 
- checking which crate controllers are on-line, 
- forming a list of checked functions which 
can be executed a number of times. 
Monitor programs like COMPII are easy to 
learn, they are very usefu l in the test and 
set-up phase of process control systems. They 
can also be used to demonstrate CAMAC modules. 
The list of software possibilities and 
successful applications is much longer than 
those described in this paper. Here we can 
only give you a limited survey to trigger your 
ideas and start CAMAC actions. 
3.4 Glossary of Software Terms 
A program 
An ins true don 
Machine languages 
Assembly languages 
Problem-oriented languages 
A compiler 
An assembler 
An interpreter 
Subroutines or procedures 
is a sequence of step-by-step instructions 
which declares to the computer precisely, how 
the problem should be solved. 
is a coded program step which gives the compu-
ter the details of the next operation. The in-
struction contains one or more addresses to 
specify the source of operands, the destination 
for results, and the source of the next in-
struction. 
define instructions by reference to the indi-
vidual internal structure of the computer. 
Machine instructions are in binary code but few 
users could write instructions in this form. 
represent the addres~ and operand part of the 
instruction word by easy-to-learn alphanumeri-
cal symbols. The symbolic addresses are con-
verted to absolute and relative addresses by a 
machine- specific translation program, the 
assemb l er. Typically each symbolic instruction 
corresponds to one machine instruction, this 
is called an 1:1 relation. Assembler programs 
are normally provided by the computer manufac-
turer. 
are the so-called high level program languages. 
They are defined as much as possible with re-
spect to the problems which are to be solved . 
Their symbols are taken from elements of mathe-
matical formulas and from the colloquial lan-
guage. Computer manufacturers usually provide 
translation programs, called compilers, for the 
popular problem-oriented languages, e.g. for 
FORTRAN, ALGOL, PL/1, COBOL, BASIC. 
translates the instructions written in the high 
level source language into instructions written 
in the object language. If the object language 
is identical with the machine language, one 
needs a direct compiler. If the object language 
is the assembly language of the computer, then 
one needs another translation before executing 
the instruction. 
translates the source language into the machine 
language in an 1:1 relation ship. 
translates the source language, or a special 
stored version of it, into machine language, 
instruction-by-instruction at run-time. 
are used to define operations which are used 
frequently in the same main program, but which 
are formulated only once. These subprograms are 
generally called procedures in high level lan-
guages, subroutines in lower level languages. 
They are given a name by which they can be 
called at any time from the main program. One 
has to distinguish: 
- open subprograms, which are programmed only 
once but can be used in other program se-
quences at any time 
- closed subprograms, which are stored in the 
memory only once and can be called by any 
program as much as needed. 
Procedures and subroutines are called by a spe-
cial jump instruction at that line number of 
the main program where they should be appended. 
After execution of the routine there is a jump 
back to the line number from where the routine 
has been started and the main program will be 
continued. 
39 
Macro instructions 
An implementation 
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